Geeks
BrandonTorres
/
UARTNexys2
A UART design for the Nexys2
Primary Language
Verilog
UARTNexys2 GitHub
Markdown
Readme
0
Issues
0
Stargazers
1
Watcher
This repository is not active