An implementation of the Sobel edge detection algorithm on Xilinx FPGA
Primary LanguageVerilog
No issues in this repository yet.