Chenghao-Yang/robust-pnr-time
Implementation of ASPDAC 2021 paper: "Read your circuit: Leveraging word embedding to guide logic optimization"
VerilogBSD-3-Clause
Implementation of ASPDAC 2021 paper: "Read your circuit: Leveraging word embedding to guide logic optimization"
VerilogBSD-3-Clause