/2R1W-Memory-Design

Here offer 2R1W-based building block to proposed methodology to create multi-ported memory design. And different design to support more multi-ported level growth tree.

Primary LanguageVerilog

Stargazers