An ALU designed and written for a Digital Logic class
Primary LanguageVerilog
No issues in this repository yet.