A (very) simple DDR3 controller for FPGAs
Primary LanguageSystemVerilogGNU General Public License v2.0GPL-2.0
This repository is not active