Computer Architecture Final Project
This repo was created to store and collaborate on Verilog programming for our groups 32bit processor design project.
For helpful information on Github and version control... https://www.edureka.co/blog/how-to-use-github/