ETBMina/Pipelined-mips-processor

This simulator is a tool to simulate any given assembly code using an implemented MIPS processor architecture that supports pipelining and and forwarding.

Verilog