/BeLT

VHDL implementation of block encryption/decryption algorithm for Belarusian symmetric cipher BeLT

Primary LanguageVHDL

Files with '_test' postfix are simulation sources and other are design sources. Design sources are used for synthesis and simulation sources for simulation