make pipelined 32bit riscV
Primary LanguageVerilogApache License 2.0Apache-2.0
make 5 stages pipelined rv32i