Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA
Primary LanguageSystemVerilog