Fe1icien

Pinned Repositories

Semester_thesis
00
snitch
Lean but mean RISC-V system!
Language:SystemVerilog00
SUIxBSA-Hackathon-Template-2024
Language:Move00

Fe1icien's Repositories

Fe1icien/SUIxBSA-Hackathon-Template-2024
Language:Move
Fe1icien/Semester_thesis
Fe1icien/snitch
Lean but mean RISC-V system!