A simple 5-stage CPU implementation. Compilation and simulation use Icarus Verilog.
Primary LanguageVerilog