This is my first RISK-5 processor as part of a hackathon on designing and optimizing the operation of a RISK-5 processor based on NRU MIET This microprocessor was finalized as part of the FPGA hackathon based on the NRU MIET
