Grootzz/Verilog-FIR

Can not run the simulations

Opened this issue · 0 comments

hello,
while trying to simulate the code on Xilinx Vivado, I'm getting no output at the o_fir_data_tb pin, and the input is latched to 16'h7FFF, please help me out here :)