/ZYNQ_ADC_DMA_LWIP

Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP

Primary LanguageVHDL

No issues in this repository yet.