Some buggy FPGA projects written by Verilog.
Primary LanguageVerilogMIT LicenseMIT
Some buggy FPGA projects by Verilog
EDA : Vivado 2017.1
stop_watch
Hello_FPGA