Generates a Verilog implementation of a Wallace tree of 3-2 carry save adders.
Primary LanguagePythonMIT LicenseMIT