Indeximal/riscv-emulator

This is an (abandoned, minimal) implementation of a interpreting simulator of the RiscV ISA.

Rust