Verilog UART implementation
Primary LanguageVerilog
Verilog UART implementation, built for university's Logic Design course