/RISCU

My implementation of a single cycle CPU based on RISC-V ISA

Primary LanguageVerilog

RISCU

RISCU: RISC-V Single Cycle CPU

My implementation of a single cycle CPU based on RISC-V ISA, also my lab2 of Computer Organization course.

data path

data path