/Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation

Completed as a part of my Digital Logic and Computer Organization class

Primary LanguageVerilog

Designed on a Cyclone IV FPGA in Verilog for Cornell ECE 2300