/open_usb1.1_host

from opencore, Including the controller and phy

Primary LanguageVerilog

open_usb1.1_host