/FPGA-Classic-Mips-pipeline-CPU

This project is a Classic Mips pipeline CPU, written in Verilog language, Mips assembly to achieve scene testing.

Primary LanguageVHDLMIT LicenseMIT

Watchers