/WB2APB

Primary LanguageSystemVerilog

WB2APB

  1. Incrementing Burst Cycle image

  2. Single Cycle image

  3. Synthesis: TSMC - 130nm - 1GHz

    image
  4. Block diagram: Wishbone Slave, APB Master, APB Timeout Monitor, Register Block, Performance Measurement, Reset Manager