A semi-supervised Verilog code generator for lazy people like me
Primary LanguagePythonMIT LicenseMIT
No issues in this repository yet.