A verilog code modelling a 4x2 encoder in structural verilog
Primary LanguageVerilog
No issues in this repository yet.