Construction of Full Adder using 2 Half Adders
Primary LanguageVHDL
ghdl -a fileName ghdl -e entity ghdl -r testbench --vcd=dumpfile.vcd --stop-time=1000ns