An open-source benchmark for generating design RTL with natural language
Primary LanguageVerilog
No one’s star this repository yet.