Verilyzer Term project for 4541.664A at Seoul National University. A proposal for a simple static analyzer for Verilog. Hopefully will be implemented by building upon the efforts of the likes of svls.