Final assignment of Logic Networks course project at Politecnico di Milano, year 2019-2020
Primary LanguageVHDL