/minimal-risc-v-cpu

Primary LanguageSystemVerilog

Design and Implementation of a Minimal RISC V Processor on FPGA

by Ludovico Poli