Simple 16-bit CPU written in Verilog.
Primary LanguageVerilogMIT LicenseMIT
No one’s star this repository yet.