/Single-Cycle-RISCV-Processor

This repository is created to build a single cycle processor and converting it to a 5-stage pipelined processor capable of executing a bubble sort program.

Primary LanguageVerilog

Watchers