Simple cache simulator designed to simulate L1 with potential L2 backing.
This simulator was originally written in C++ for ECE 463 (Microprocessor Architecture). I rewrote it in Rust to get more practice with the language and compare efficiency with C++.
The caches used LRU replacement policy and are WBWA.