This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
Primary LanguageSystemVerilogOtherNOASSERTION
No issues in this repository yet.