/Adders-Verilog

College project for making 8 types of adders by Verilog and making synthesize process by Oasys

Primary LanguageVerilog

Watchers

No one’s watching this repository yet.