module workshop (
input [3:0] A,
input [3:0] B,
input Cin,
output [3:0] Sum,
output Cout
);
assign {Cout, Sum} = A + B + Cin;
endmodule
Thus, Successfully executed the Simulation in verilog HDL for 4 bit Ripple Carry Adder using Quartus II.