MrAta/NOC

Network on Chip implementation in verilog

Verilog