MrTejas/y86-64-bit-processor

Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-use hazard, invalid return, and jump misprediction along with data-forwarding.

Verilog