/Arithmetic-Unit-Design

The task is to design an Arithmetic Unit, and then to write a complete code for functional verification.

Primary LanguageVerilog

Watchers