Single-Cycle-MIPS-Processor The repository has the implementation of a 32-bit single cycle MIPS processor based on Harvard architecture. The processor consists of: Datapath Control unit Memories (Data memory and Instruction memory) Single-Cycle MIPS Processor microarchitecture The top module of the single-cycle MIPS processor Reference: David M. Harris, Sarah L. Harris - Digital Design and Computer Architecture
