DOT file to verilog and VHDL
Primary LanguageC++
To build:
mkdir obj mkdir obj/{Verilog,VHDL,shared} mkdir bin make -j