Obijuan/open-fpga-verilog-tutorial
Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
VerilogGPL-2.0
Stargazers
- aburgool
- AlfonsoDeUnaPROFESOR DE FORMACIÓN PROFESIONAL INFORMÁTICA
- aolofssonZero ASIC Corporation
- CarlosUrdaMadrid, España
- cirosantilli2020冠状病毒审查 ，2020郝海东 ，2018新疆改造中心，1989六四事件，1999法轮功 ，2019 996.ICU, 2018包子露宪，2015 709大抓捕，2015巴拿马文件 邓家贵，2017低端人口，2008西藏骚乱<script>alert(1)</script>
- crisconruAlmería
- Dagamo629
- darkomenMadrid
- elsuizoBuenos Aires, Argentina
- fukanchikVolgograd, Russia
- gurumelo
- gut-mart
- gvJaime@malariaspot
- ironsteelPlovdiv/Bulgaria
- jaqmMadrid (Spain)
- jcarolinares@arduino
- Jesus89@CartoDB
- josejuansanchezHackLab Almería
- juandesantALMA Observatory
- kalandaSpain
- kitusmarkBCN3D Technologies
- lowfatcomputingSan Mateo, CA
- lynxisBerlin
- manuelgop
- MattPD
- milkowskiPoland
- MiocidGuadalajara, Mexico
- misuher
- PedroLopesuniversity of chicago
- piranna@Mafalda-SFU
- saghul@jitsi
- SUSINHO
- tbs1980London, United Kingdon
- Testato
- vochor
- ZioGuillo@IBrainLLCx @FunPythonEC