PallaviBenawri/Digital-Design-Logic-synthesis-
Verilog HDL codes for various IP cores along with their testbenches and gate level layout (XILINX)
Verilog
No issues in this repository yet.
Verilog HDL codes for various IP cores along with their testbenches and gate level layout (XILINX)
Verilog
No issues in this repository yet.