Pansysk75/HW1_Verilog_Assignment

Implemented UART transmitter-receiver and 7-segment controller in Verilog

Verilog