Phasip/TinyFpga-ApduTrigger
Sets output to high after bytes are matched on the data line of a ISO7816 compatible device
Verilog
No issues in this repository yet.
Sets output to high after bytes are matched on the data line of a ISO7816 compatible device
Verilog
No issues in this repository yet.