/MIPS_16bit

16-bit MIPS processor implemented in Verilog (as a part of Computer Organisation course)

Primary LanguageVerilog

Watchers