/riscv-multicycle

RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller.

Primary LanguageVHDLGNU General Public License v3.0GPL-3.0

Watchers