The project takes parsed Verilog files as input and performs a reverse traversal on the data, efficiently navigating the hierarchical structure. This repo contains multiple backward traversal algorithms to analyze and process the parsed data.
To understand the flow of the code go through PPT
The codes are explained in detail in the Report